SY1017C
GNSS ADC and PLL
IMPORTANT NOTICE! Device to be discontinued soon: download "PRODUCT DISCONTINUANCE NOTIFICATION" below. The current page is kept only for convenience of legacy designs. For new designs, use the improved SY1017A instead.
Description
The SY1017C is a radiation hardened AD/DA-converter and interface ASIC for GNSS receivers aimed at aerospace applications. Listed in the ESA preferred part list (EPPL), Part-2. It is synergistically designed to operate together with the SY1007 GNSS RF front-ends and its purpose is to interface these two devices to a GNSS baseband processor. The SY1017C integrates two flash AD-converters, a low speed DA-converter, a sampling clock PLL frequency synthesizer and a configuration register accessible via a serial interface. The two flash AD-converters are meant for quadrature conversion to digital of near base-band GNSS signals, feature 3-bit resolution and a sampling frequency up to 50MHz. The sampling clock may be either generated by the on-chip PLL or supplied by an external clock generator. An 8-bit multiplying low speed DA-converter is also integrated. Its purpose is to generate the control voltage for the gain control of the SY1007 and SY1008 in order to implement AGC.
Features
- Interface IC between the SY1007 and a GNSS base-band processor.
- Direct interface to ESA AGGA-4 processor.
- Signal bandwidth up to 24MHz, fs 50MHz.
- Compact, low bill-of-materials, small PCB area.
- Low voltage operation, low power consumption.
- ESA EPPL Part-2 listed.
- Radiation hardened: 1kGy(Si)/100krad(Si).
- AMS 0.35um SiGe BiCMOS process, Size: 1.1mm x 1.0mm.
6mm x 6mm 36 balls ceramic BGA package. - An evaluation/application RF module is available.
Signals
- All GNSS signals up to 24MHz bandwidth.
Download
Documents are controlled ONLY if read on-line.
These document revisions replace any previous releases.
